Custom standard logic gates and flip-flops cell designed in Cadence Virtuoso using GPDK090 CMOS technology library. Build, testbench and evaluation
-
Updated
Jan 9, 2026 - Verilog
#
gpdk090
Here are 5 public repositories matching this topic...
Current-Starved Ring Oscillator PUF in 90nm CMOS — analog design in Cadence Virtuoso with behavioral verification in Vivado. Samsung Chip Design Studio project.
-
Updated
Jul 5, 2026 - Verilog
1.2 V two-stage Miller OTA in 90 nm CMOS — 67 dB, 49 MHz, 279 µW. Hand-derived compensation, 12-corner PVT, 500-point Monte Carlo.
-
Updated
Aug 2, 2026
90 nm two-stage CMOS op-amp with Miller compensation and AC, transient, load and stability characterization.
-
Updated
Jul 26, 2026 - Python
90 nm positive-feedback OTA ring-VCO research with architecture screening, practical current mirrors and tuning-range analysis.
spectre feedback-systems vlsi cadence-virtuoso cmos analog-design ring-oscillator voltage-controlled-oscillator current-mirror gpdk090
-
Updated
Jul 26, 2026 - Python
Improve this page
Add a description, image, and links to the gpdk090 topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the gpdk090 topic, visit your repo's landing page and select "manage topics."