Skip to content
View vsntll's full-sized avatar
:electron:
Pipelining
:electron:
Pipelining
  • 21:43 (UTC -04:00)

Highlights

  • Pro

Block or report vsntll

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
vsntll/README.md

Hi there 👋

My name is Avie Vasantlal and as of September 2025, I am a 4th year Computer Engineering Major with Computer Science Minor attending Penn State. I have a background of C++, C, Python and Java which I plan to display here on my Github going into the future. I'm also actively learning React + Vite, Svelte, Typescript, Javascript & Go. I have a larger understanding of Electrical Engineering and may commit some Arduino code and such going into the future alongside some Machine Learning projects I am working on.

I am currently experienced in C, Embedded C, C++, Python, Go, C, Rust and Java

Pinned Loading

  1. Dynamically-Scheduled-Processor Dynamically-Scheduled-Processor Public

    C++

  2. CNN-Forward-Pass CNN-Forward-Pass Public

    MATLAB

  3. Dynamic-Memory-Allocator Dynamic-Memory-Allocator Public

    C

  4. Pipelined-Processor Pipelined-Processor Public

    Verilog

  5. varnikaa12/PSU-IME-1 varnikaa12/PSU-IME-1 Public

    Design of an MVP tabletop production cell that sorts small colored cylinders representing workpieces in a manufacturing line. Delivering a modular and reconfigurable mechanical design, predominantl…

    Python

  6. Project-Compression Project-Compression Public

    Python