Skip to content
#

risk-v

Star

Here are 3 public repositories matching this topic...

Language: All
Filter by language
All 3 C 1 HTML 1 Verilog 1

Pranav-2045 / riscv-5stage-pipelined-matmul

Star 3

Synthesizable 5-stage pipelined RV32I processor in Verilog featuring full hazard handling (forwarding, load-use stalls, branch flushes) and an integrated 64-cycle 4×4 matrix multiplication coprocessor.

python matrix-multiplication verilog computer-architecture icarus-verilog hardware-acceleration instruction-set-architecture rv32i processor-design forwarding-unit custom-assembler pipelined-processor risk-v risc-v-processor 32-bit-processor gtk-wave verilog-2001 hazard-handling
  • Updated Oct 7, 2026
  • HTML

Add this topic to your repo

To associate your repository with the risk-v topic, visit your repo's landing page and select "manage topics."

Learn more