Verilog HDL implementation and comparative study of conventional and parallel-prefix adder architectures.
-
Updated
Jun 13, 2026
#
parallel-prefix-adders
Here are 3 public repositories matching this topic...
Adaptive Quadrant (AQ) reconfigurable 16-bit multiplier using quadrant decomposition and row bypassing for low-power operation. Implemented in RCA and hybrid prefix adder variants across TSMC 180nm/90nm using Cadence tools. Achieves significant power and area reduction with scalable architecture. SCI journal manuscript under review.
verilog-hdl power-analysis static-timing-analysis physical-design rtl-design cadence-innovus cadence-genus tsmc-180nm tsmc-90nm parallel-prefix-adders
-
Updated
Apr 3, 2026
RTL implementations of high-performance 64-Bit adder architectures, exploring carry computation, synthesis, timing analysis, and PPA trade-offs with post synthesis GLS with selected architectures taken to GDSII 🔢.
design-space-exploration computer-arithmetic high-speed-arithmetic parallel-prefix-adders high-performance-architectures performance-power-area
-
Updated
Sep 17, 2026 - SystemVerilog
Add this topic to your repo
To associate your repository with the parallel-prefix-adders topic, visit your repo's landing page and select "manage topics."