Skip to content
#

nangate45

Star

Here are 5 public repositories matching this topic...

Language: All
Filter by language
All 5 Verilog 2 Python 1 Tcl 1 VHDL 1

ShahabuddinDanish / iir-filter-vlsi

Star 0

Full VLSI design flow for a 1st-order IIR low-pass filter. It includes VHDL RTL, fixed-point C model, Synopsys DC synthesis with clock gating, and Cadence Innovus place & route. The advanced architecture of the filter applies J-look-ahead, pipelining, and retiming to achieve 581 MHz, a 47% throughput gain over the standard architecture.

matlab vhdl verilog digital-signal-processing pipelining vlsi questasim logic-synthesis digital-filter iir-filter retiming asic-design place-and-route rtl-design synopsys-dc hardware-design fixed-point-arithmetic cadence-innovus clock-gating nangate45
  • Updated May 4, 2026
  • VHDL

Improve this page

Add a description, image, and links to the nangate45 topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the nangate45 topic, visit your repo's landing page and select "manage topics."

Learn more