Skip to content
View amoghpaduvani's full-sized avatar

Block or report amoghpaduvani

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. RISC-V-System-On-Chip RISC-V-System-On-Chip Public

    RISC-V System-on-Chip implementation featuring FPGA deployment on Xilinx Vivado and ASIC RTL-to-GDSII backend physical design flow.

    VHDL 1

  2. liberty-timing-analyzer liberty-timing-analyzer Public

    Parser and interactive visualizer for Liberty (.lib) STA timing files — verified across Sky130, NanGate45, GF180MCU, and IHP SG13G2

    Python