8-bit unsigned multiplier design using Xilinx Vivado IP Integrator with behavioral simulation, pipelined architecture, and comprehensive testbench.
-
Updated
Jul 29, 2026 - VHDL
#
ip-integrator
Here is 1 public repository matching this topic...
Add this topic to your repo
To associate your repository with the ip-integrator topic, visit your repo's landing page and select "manage topics."