Concordia University (Montreal) - Engineering and Computer Science's Master Guide.
-
Updated
Dec 21, 2020 - HTML
#
encs
Here are 3 public repositories matching this topic...
5-stage pipelined 32-bit predicated RISC processor designed and implemented in Verilog - includes datapath, control path, hazard handling, and testbench verification.
verilog hardware-designs computer-architecture logisim palestine risc-processor pipline predicate-logic birzeit-university encs active-hdl
-
Updated
Apr 24, 2026 - Verilog
Add this topic to your repo
To associate your repository with the encs topic, visit your repo's landing page and select "manage topics."