#

digital-design-verification

Here is 1 public repository matching this topic...

Rushikesh-Dandgawhal / Alarm_Clock

Digital Alarm Clock in Verilog HDL | FSM | ModelSim | Intel Quartus Prime | FPGA RTL Design

fsm fpga rtl verilog alarm-clock systemverilog vlsi modelsim digital-design quartus-prime vlsi-design vlsi-project rtl-design-and-verification alarm-clock-project fsm-controller fsm-design digital-design-verification

Updated Aug 4, 2026
Verilog

Add this topic to your repo

To associate your repository with the digital-design-verification topic, visit your repo's landing page and select "manage topics."