Skip to content

Yosys uhdm2rtlil synthesis - #5

Open
alaindargelas wants to merge 5 commits into
jeras:masterfrom
alainmarcel:yosys-uhdm2rtlil-synthesis
Open

Yosys uhdm2rtlil synthesis#5
alaindargelas wants to merge 5 commits into
jeras:masterfrom
alainmarcel:yosys-uhdm2rtlil-synthesis

syn/uhdm2rtlil: generalise gate-level co-sim harness across SoCs

0c4b35a
Select commit
Loading
Failed to load commit list.

Workflow runs completed with no jobs