Skip to content

Latest commit

 

History

4 Commits

Folders and files

NameName
Last commit message
Last commit date
 
 
 
 
 
 
 
 

Repository files navigation

UART_Controller

Synthesizable UART Controller using Verilog HDL with TX/RX, baud-rate generation, functional verification, and FPGA synthesis.

About

Synthesizable UART Controller using Verilog HDL with TX/RX, baud-rate generation, functional verification, and FPGA synthesis.

Resources

Stars

1 star

Watchers

1 watching

Forks

Releases

Packages

Contributors

Languages