Name		Name	Last commit message	Last commit date
bin		bin
docs		docs
dv/testbench		dv/testbench
regs		regs
rtl		rtl
.gitignore		.gitignore
README.md		README.md
compile.sh		compile.sh
regr.list		regr.list

Repository files navigation

dv1

Práctica 2. Asignatura "Test y Verificación", máster semiconductores UV

https://www.edaplayground.com/x/rnnX

About

UVM registers RAL project with two branches. One has an exercise template and the other is the resolution of it.

1 star

0 watching

Report repository

Releases

Packages

Contributors

Languages