Skip to content
View weiber2002's full-sized avatar

Highlights

  • Pro

Block or report weiber2002

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. ICRTL ICRTL Public

    SystemVerilog 13

  2. keyword_spotting keyword_spotting Public

    private

    Verilog 2

  3. DClab_2024 DClab_2024 Public

    SystemVerilog 1

  4. LCD_FPGA LCD_FPGA Public

    It's a github for LCD on FPGA (DE2115), the code clearly seperate the combinational logic and sequential logic. Easy to understand.

    SystemVerilog 1

  5. ACVSD_final ACVSD_final Public

    SystemVerilog 1

  6. ACA_final ACA_final Public

    Python 1