Skip to content

About

No description, website, or topics provided.

Resources

Stars

1 star

Watchers

1 watching

Forks

Latest commit

 

History

44 Commits

Folders and files

NameName
Last commit message
Last commit date
 
 
 
 
 
 
 
 
 
 

Repository files navigation

FPGA_UART_demo

This project demonstrates the implementation of UART (Universal Asynchronous Receiver/Transmitter) functionality using Verilog on the FPGA Ego1 board.

UART Block Diagram

Model will choose the picture with conversation fit your input

ASCII to 8 bit binary conversion table

Model will choose the picture with conversation fit your input

H2L_detect vs L2H_detect

Model will choose the picture with conversation fit your input

About

No description, website, or topics provided.

Resources

Stars

1 star

Watchers

1 watching

Forks

Releases

Packages

Contributors

Languages