CMOS XnOR Gate design using Cadence Virtuoso including schematic design, simulation and layout verification (DRC, LVS REX).
-
Updated
Mar 15, 2026
CMOS XnOR Gate design using Cadence Virtuoso including schematic design, simulation and layout verification (DRC, LVS REX).
Basic Digital Logic Gates using BASIC-52. AND, OR, NOT are primary gates and NOR, NAND, XOR and XNOR are derived gates. Capable of processing 16 bits. So simple NOT of '0' would not result "1". The result will be 16 bit value. User need to truncate other bits and use only the least bit for valid and meaningful result. We can combine all into one.
To associate your repository with the xnorgate topic, visit your repo's landing page and select "manage topics."