A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.
-
Updated
Dec 2, 2019 - Verilog
A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.
RTL design of a double-buffered SRAM-to-systolic-array tiling engine with bank-conflict resolution and WS/OS data reuse (tape-out-ready sign-off)
Two-tile all-digital PLL taped out on TinyTapeout SKY26c (SkyWater 130nm). Ring-oscillator DCO, counter-based TDC, PI loop filter. Locks 10 MHz reference to programmable output frequency up to 63x.
To associate your repository with the tape-out topic, visit your repo's landing page and select "manage topics."