Read chapters directly from this repo - do not use GitHub Pages link.
-
Updated
Jul 25, 2026
Read chapters directly from this repo - do not use GitHub Pages link.
Assembly package registry with ISA-aware dependency and Variant resolution
Portable GEMM microkernels evaluating AVX2, AVX-512, NEON and RVV via MIPPv2
Bare-Metal Deep-Kernel Fused JIT & Memory Bandwidth Optimizer for Frontier AI Accelerators (Tenstorrent, Triton, CUDA, Apple Silicon).
香山昆明湖 V2 自定义向量指令 vdot.vv:单条指令完成 K=8 int8 点积并写回 32 位结果,含 Chisel RTL、NEMU 参考模型与 difftest 验证 / Custom RVV vdot.vv (SEW=8, LMUL=1, K=8) for XiangShan Kunminghu V2: Chisel RTL, NEMU model, difftest.
Hardware-accelerated whole-slice SIMD vector primitives for Go (AVX-512, AVX2, NEON, SVE2, RVV) — zero cgo, zero dependencies, 100% portable Go fallback.
To associate your repository with the riscv-vector topic, visit your repo's landing page and select "manage topics."