cv32e40p

Here are 3 public repositories matching this topic...

BLogic-Microelectronic / BLogic-MCU

BLogic MCU - RISC-V (CV32E40P, RV32IMC) microcontroller SoC with a custom AXI4 interconnect and a TinyConv keyword-spotting AI accelerator (21× vs software). sky130 GDSII signed off at 27 MHz, runs on a Genesys 2 FPGA at 50 MHz, JTAG debug. TEKNOFEST 2026 Chip Design Competition - OSTİM Technical University

Updated Oct 23, 2026
SystemVerilog

ACrispyCookie / ECE494-Microprocessor-Design

Star

ECE494 Microprocessor Design project with CV32E40P RISC-V forwarding experiments on ZedBoard, RTL tests, benchmarks, and Vivado timing/utilization reports.

benchmarking fpga zynq riscv rtl xilinx microprocessor coursework vivado systemverilog computer-architecture ece zedboard uth cv32e40p microprocessor-design

Updated Jul 22, 2026
Python

Tape-Out / cv32e40p

Star

PULP's CV32E40P with the CORE-V extensions, taken as a black box

cpu open-hardware riscv systemverilog pulp ip-core cv32e40p

Updated Sep 22, 2026

Add this topic to your repo

To associate your repository with the cv32e40p topic, visit your repo's landing page and select "manage topics."

Learn more