analoglayout

Here are 2 public repositories matching this topic...

CMOS Half Adder design using Cadence Virtuoso including schematic design, simulation and layout verification (DRC, LVS REX).

layout schematic rcx transient-analysis lvs halfadder drc cmosdesign analoglayout

CMOS Full Adder design using Cadence Virtuoso including schematic design, simulation and layout verification (DRC, LVS REX).

layout schematic fulladder rcx symbol transient-analysis lvs drc cmosdesign analoglayout

To associate your repository with the analoglayout topic, visit your repo's landing page and select "manage topics."