Skip to content

dreamsourcelab-dslogic: add DSLogic U2Basic (2a0e:0029) LA support - #2

Draft
thiesmoeller wants to merge 9 commits into
masterfrom
feature/dslogic_u2basic
Draft

thiesmoeller wants to merge 9 commits into
masterfrom
feature/dslogic_u2basic

Conversation

@thiesmoeller

@thiesmoeller thiesmoeller commented Feb 15, 2026 •

Copy link
Copy Markdown
Owner

Summary

Add support for DreamSourceLab DSLogic U2Basic (VID:PID 2a0e:0029) in the dreamsourcelab-dslogic driver, limited to logic-analyzer functionality used by sigrok/PulseView.

Scope

  • Add U2Basic device detection/profile (2a0e:0029)
  • Add udev tagging entry for permissions in contrib/60-libsigrok.rules
  • Add v2-compatible firmware version read path for U2Basic
  • Add v2-compatible run control for U2Basic (start/stop)
  • Add U2Basic voltage-threshold write via v2 I2C_REG path
  • Keep U2Basic out of FPGA upload paths for now
  • Keep idle USB timeout polling logs low-noise

Explicitly out of scope (for this PR)

  • U2Basic FPGA upload/init sequences
  • DSView-specific controls/features beyond LA basics

Validation

Tested on hardware 2a0e:0029:

  • sigrok-cli --scan detects U2Basic
  • Acquisition starts/stops successfully
  • Logic data packets are received

This PR remains draft for further hardware soak testing.

@thiesmoeller thiesmoeller changed the title dreamsourcelab-dslogic: add DSLogic U2Basic (2a0e:0029) support and v2 compatibility dreamsourcelab-dslogic: add DSLogic U2Basic (2a0e:0029) LA support Feb 15, 2026
- Use DSL_CTL_BULK_WR for fpga_configure() on U2Basic\n- Configure before U2Basic START to avoid stale/test-pattern output\n- Harden transfer teardown to avoid double-free on repeated captures
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant