EECS @ Berkeley
- Bay Area, California
-
08:34
(UTC -07:00) - https://reed-nicolas.github.io/
- in/reednicolas
Pinned Loading
-
ucb-bar/chipyard
ucb-bar/chipyard PublicAn Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
-
firesim/firesim
firesim/firesim PublicFireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.