Skip to content

rdl: generate SoC-control regs + memory map from SystemRDL - #91

Draft
Xeratec wants to merge 27 commits into
pulp-platform:mainfrom
Xeratec:dev/rdl
Draft

rdl: generate SoC-control regs + memory map from SystemRDL#91
Xeratec wants to merge 27 commits into
pulp-platform:mainfrom
Xeratec:dev/rdl

build(rdl): render Snitch SW headers with the RTL clustergen

74aaea6
Select commit
Loading
Failed to load commit list.
Sign in for the full log view

The logs for this run have expired and are no longer available.