Skip to content

Update 3_2_floorplan_pdn.md #3

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
alain6666 wants to merge 1 commit into
base: main
Choose a base branch
from
Open

Update 3_2_floorplan_pdn.md #3

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 2 additions & 2 deletions src/train/eda/chip-circuit/Part_3-chip_flow/3_2_floorplan_pdn.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -119,7 +119,7 @@ order: 2

#### 全局电源连接关系

即是alobalnet connect，是指把相应的端口和网络连接到合适的电源和接地网络上去。这些终端和网络的连接信息一部分包含在Verilog网表中，另一部分则包含在相应的LEF文件当中。在工具中，其实就是globalNetConnec整个命令。
即是globalnet connect，是指把相应的端口和网络连接到合适的电源和接地网络上去。这些终端和网络的连接信息一部分包含在Verilog网表中，另一部分则包含在相应的LEF文件当中。在工具中，其实就是globalNetConnec整个命令。

```
globalNetConnect VDD -type pgpin -pin vdd! -all
Expand Down Expand Up @@ -168,4 +168,4 @@ I/O 供电单元电源环的设计，如图所示：

[1] 《数字集成电路物理设计》P67-78
[2] https://blog.csdn.net/Tao_ZT/article/details/102456851
[3] https://mp.weixin.qq.com/s?__biz=MzU5NzQ1NDI5Nw==&mid=2247483900&idx=1&sn=f8807031da4d2aefd403ca8be449b38a&chksm=fe527d4ac925f45c4c7fbac3643bd6e98f00391762389f62e53014291e929cc6a1840d26171f&scene=21#wechat_redirect
[3] https://mp.weixin.qq.com/s?__biz=MzU5NzQ1NDI5Nw==&mid=2247483900&idx=1&sn=f8807031da4d2aefd403ca8be449b38a&chksm=fe527d4ac925f45c4c7fbac3643bd6e98f00391762389f62e53014291e929cc6a1840d26171f&scene=21#wechat_redirect