Skip to content
View nithinnj93's full-sized avatar

Block or report nithinnj93

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. vlsi-smart-irrigation-system vlsi-smart-irrigation-system Public

    VLSI-oriented Smart Irrigation Controller featuring Verilog RTL modules, self-checking testbenches, FSM-based control, and planned ESP32 IoT integration.

    Verilog

  2. calculator-asic calculator-asic Public

    An industry-style ASIC Calculator project demonstrating the complete RTL-to-GDSII design flow using Verilog, Yosys, OpenROAD, Magic, and FPGA prototyping.

  3. aes128-fault-detection aes128-fault-detection Public

    Verilog simulation of AES-128 encryption with S-box and round-output parity fault detection.

    Verilog