A 3 address processor of instruction set from my design. The processor is of 4 addressing modes: register, direct, indirect and immediate modes. It was implemented using Verilog, simulated using QuestaSim and its schematic was produced from Vivado tool.

The repository contains all the project files accompained with a ready Questasim and Vivado projects.