Skip to content

In Progress: Refactoring dispatcher to modular design. - #3

Open
jami3jun wants to merge 90 commits into
masterfrom
juwon/backend
Open

In Progress: Refactoring dispatcher to modular design.#3
jami3jun wants to merge 90 commits into
masterfrom
juwon/backend

Conversation

@jami3jun

@jami3jun jami3jun commented Dec 11, 2025

Copy link
Copy Markdown
Collaborator

Initial PR request for dispatcher refactor. PR opened for me to ask questions and receive guidance as the refactor is ongoing progress.

Files in dispatcher_refactor/

  • dispatcher_ctrl: Sets signals combinationally depending on next state/present state logic and transitions
  • dispatcher_df: Signals set by the controller will be used here to determine what data movements to make.
  • dispatcher_fsm: Top-level file that instantiates the controller and dataflow file together. Also handles intermediate data updates between dispatcher fsm and other modules.
  • dispatcher_new: The updated dispatcher.sv that uses the refactored dispatcher fsm files.

In progress

Working on a redesign of the dispatcher module, making the FSM more modular for easier debugging.
Still undergoing changes and testing.

Other comments

Had a question what the dispatched_this_cycle (~line 209/210 of dispatcher.sv) does. It is currently not connected to anything or being used.
cta_total_size(~declared line 52, assigned a value line 68) is a signal that is assigned a value based on latched_cta_size however is never used.

Albert Ton and others added 18 commits December 12, 2025 14:09
…rbitration. Got slighly confused about write addressing, need to sort out where to do adress translation(bank select) for write addresses
… 'pop, can't figure out interfaces still, need to talk to jiayi probably about port connections
…with Jiayi later to fix up on macro issues
…the moment, running into out of bound warnings
Aadithya Manoj and others added 30 commits February 9, 2026 12:18
De developement aadithya merged to main DE branch for dispatcher integration.
De developement
… the signals in the core still since i made some changes to some of the modules and not sure if i have correctly updated the core. Block retire table also still needs to be modified (active low reset rn)
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

4 participants