[jcdavis131]

Redesign per Cameron's review — the page is now centered on the 3D visualization, with extreme component detail.

Viz is the hero

• First viewport is a full-bleed 3D stage (~100vh, canvas-dominant); headline copy reduced to a minimal overlay. Text panels dock below/beside, never displace the stage.
• 26 separately-modeled parts, each with a floating label, hover tooltip, and click-pinned detail card:
  • CPU: 12 CCD chiplets (8× Zen 4 + 32 MB L3 each), sIOD (12-ch DDR5, PCIe Gen5, Infinity Fabric), TIM, substrate, LGA-6096 pads, IHS
  • GPU: 8 GPC blocks (144 SMs on die / 132 enabled), 50 MB L2 slices, 6 HBM3 stacks (5 active), CoWoS interposer, NVLink 900 GB/s, SXM5 board + pads, vapor-chamber lid
  • DPU: 12-block SoC (16× A78, DPA, mesh cache, ConnectX-7, crypto, RegEx, NVMe-oF, PCIe switch, DDR5 ctrl), QSFP cages, card, BGA, finned heatsink

Component-diff mode (the money feature)

• Picker for 7 component classes (compute, cache, memory, interconnect, network, accelerators, package) spotlights all three chips' version simultaneously; three parallel cards explain what it is, how each chip builds it, and WHY it differs. Absent blocks (e.g. no on-die network on CPU/GPU) get explicit why-cards.
• The ELI5 / 15 / Pro / Expert switcher rewrites these cards, the pin cards, and all part copy.

Spec corrections vs v1: EPYC 9654 is Zen 4 (not 4c — that's Bergamo); H100 SXM5 enables 5 of 6 HBM3 stacks on the package. All headline numbers re-verified Sep 2026; estimates labeled.

QA: headless Chromium — zero console errors; 24 floating labels verified on desktop + mobile; explode slider, orbit, per-chip focus, diff dimming, pin card, level rewriting all exercised via script and screenshot-reviewed. Mobile stacks chips vertically with touch orbit. Only chips/index.html changed.

Needs Cameron's one-word review before merge.

[vercel]

The latest updates on your projects. Learn more about Vercel for GitHub.

Project	Deployment	Actions	Updated
jcamd	Ready	Preview	Sep 17, 2026 1:48pm UTC

[cursor]

Approved. Cursor Bugbot was not present after the first check poll, so that signal was skipped; no approval policy or existing review state requires human review. No reviewers were assigned.

  

_{Sent by Cursor Approval Agent: Pull Request Router and Approver}