Skip to content

[AArch64][GlobalISel] Improve codegen for G_VECREDUCE_{SMIN,SMAX,UMIN,UMAX} for odd-sized vectors #2

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
dc03-work wants to merge 1 commit into
base: users/spr/dc03-work/main.aarch64globalisel-improve-codegen-for-g_vecreduce_sminsmaxuminumax-for-odd-sized-vectors
Choose a base branch
from

[𝘀𝗽𝗿] initial version

594fe66
Select commit
Loading
Failed to load commit list.
Open

[AArch64][GlobalISel] Improve codegen for G_VECREDUCE_{SMIN,SMAX,UMIN,UMAX} for odd-sized vectors #2

[𝘀𝗽𝗿] initial version
594fe66
Select commit
Loading
Failed to load commit list.

Workflow runs completed with no jobs