The project consists of building and testing, and modifying a Simple Instruction Set Computer (SISC) processor using Verilog HDL and ModelSim. The project also involves writing machine code programs that correctly execute on this computer.
| Name | Name | Last commit date | ||
|---|---|---|---|---|
The project consists of building and testing, and modifying a Simple Instruction Set Computer (SISC) processor using Verilog HDL and ModelSim. The project also involves writing machine code programs that correctly execute on this computer.