Skip to content

feat(vcpu): add support for emulating system registers #9

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
luodeb wants to merge 2 commits into
base: master
Choose a base branch
from
Open

feat(vcpu): add support for emulating system registers #9

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
a675246
feat(vcpu): add support for emulating system registers
luodeb Nov 26, 2024
902d6de
refactor(src/vm.rs): remove unused parameter in SysRegWrite handler
luodeb Nov 27, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
1 change: 1 addition & 0 deletions src/vcpu.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -22,6 +22,7 @@ cfg_if::cfg_if! {
pub use arm_vcpu::Aarch64VCpu as AxArchVCpuImpl;
pub use arm_vcpu::Aarch64PerCpu as AxVMArchPerCpuImpl;
pub use arm_vcpu::Aarch64VCpuCreateConfig as AxVCpuCreateConfig;
pub use arm_vcpu::Aarch64EmuRegs as AxArchEmuRegs;
pub use arm_vcpu::has_hardware_support;
}
}
18 changes: 17 additions & 1 deletion src/vm.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -14,7 +14,7 @@ use axvcpu::{AxArchVCpu, AxVCpu, AxVCpuExitReason, AxVCpuHal};
use axaddrspace::{AddrSpace, GuestPhysAddr, HostPhysAddr, MappingFlags};

use crate::config::AxVMConfig;
use crate::vcpu::{AxArchVCpuImpl, AxVCpuCreateConfig};
use crate::vcpu::{AxArchEmuRegs, AxArchVCpuImpl, AxVCpuCreateConfig};
use crate::{has_hardware_support, AxVMHal};

const VM_ASPACE_BASE: usize = 0x0;
Expand Down Expand Up @@ -271,6 +271,22 @@ impl<H: AxVMHal, U: AxVCpuHal> AxVM<H, U> {
.handle_mmio_write(*addr, (*width).into(), *data as usize);
true
}
AxVCpuExitReason::SysRegRead { addr, reg } => {
AxArchEmuRegs::<U>::emu_register_handle_read(
(*addr).into(),
*reg,
vcpu.clone(),
);
true
}
AxVCpuExitReason::SysRegWrite { addr, value } => {
AxArchEmuRegs::<U>::emu_register_handle_write(
(*addr).into(),
*value,
vcpu.clone(),
);
true
}
AxVCpuExitReason::IoRead { port: _, width: _ } => true,
AxVCpuExitReason::IoWrite {
port: _,
Expand Down