Support of wire declaration for the instance ports.#6

KyleJeong wants to merge 24 commits into

antoinemadec:masterantoinemadec/vim-verilog-instance:masterfrom

KyleJeong:masterKyleJeong/vim-verilog-instance:masterCopy head branch name to clipboard