Skip to content
View VismayaHarish's full-sized avatar

Highlights

  • Pro

Block or report VismayaHarish

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Banking-System Banking-System Public

    A Banking Management System built in C using Hash Tables and Linked Lists for efficient account management and core banking operations.

    C

  2. Design-and-Analysis-of-Algorithms Design-and-Analysis-of-Algorithms Public

    A collection of Design and Analysis of Algorithms implemented in C, featuring Greedy, Divide & Conquer, and Dynamic Programming techniques with complexity analysis and experimental evaluation.

    C

  3. Distributed-Reservation-System-with-Concurrency-Control Distributed-Reservation-System-with-Concurrency-Control Public

    A distributed train reservation system in Python with concurrency control, waiting-list management, write-ahead logging (WAL), and primary-backup replication.

    Python

  4. sdn-host-discovery sdn-host-discovery Public

    An SDN host discovery application built with the POX controller and Mininet that dynamically detects hosts, manages forwarding, and analyzes network traffic using OpenFlow.

    Python

  5. Stock-Market-Analytics-with-C Stock-Market-Analytics-with-C Public

    A stock market analytics system built in C that evaluates financial metrics and provides investment recommendations through a command-line interface.

    C

  6. Traffic-Light-Controller-FSM Traffic-Light-Controller-FSM Public

    A Traffic Light Controller designed in Verilog using a Finite State Machine (FSM), verified with a testbench and simulated using IVerilog and GTKWave.

    Verilog