Skip to content

Actions: TechHU-GS/analog-trial

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
42 workflow runs
42 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
chore: cleanup 300+ obsolete files + SoilZ v1 retro gds #26: Commit c378119 pushed by TechHU-GS
9m 34s main
main
9m 34s
chore: cleanup 300+ obsolete files + SoilZ v1 retro docs #12: Commit c378119 pushed by TechHU-GS
38s main
main
38s
fix: remove VGND/VDPWR from Verilog ports (unsupported by TT framework) docs #11: Commit 20f1390 pushed by TechHU-GS
58s main
main
58s
fix: remove VGND/VDPWR from Verilog ports (unsupported by TT framework) gds #25: Commit 20f1390 pushed by TechHU-GS
1m 41s main
main
1m 41s
feat: tile pin routing (uo_out, ui_in, rst_n, clk) + net_c1 fix + DRC=0 docs #10: Commit 6b258d8 pushed by TechHU-GS
41s main
main
41s
feat: tile pin routing (uo_out, ui_in, rst_n, clk) + net_c1 fix + DRC=0 gds #24: Commit 6b258d8 pushed by TechHU-GS
1m 36s main
main
1m 36s
fix: net_c1 M2 bridge + hbridge_drive VDD verified (NWell probe) docs #9: Commit bf4d812 pushed by TechHU-GS
47s main
main
47s
fix: net_c1 M2 bridge + hbridge_drive VDD verified (NWell probe) gds #23: Commit bf4d812 pushed by TechHU-GS
1m 56s main
main
1m 56s
fix: NET_C2/CAS2 short eliminated + hbridge_drive VDD no duplicate Via1 gds #22: Commit f1722cd pushed by TechHU-GS
2m 22s main
main
2m 22s
fix: NET_C2/CAS2 short eliminated + hbridge_drive VDD no duplicate Via1 docs #8: Commit f1722cd pushed by TechHU-GS
40s main
main
40s
fix: eliminate NET_C2/CAS2 short, DRC=0, no LVS shorts gds #21: Commit ab2d44b pushed by TechHU-GS
1m 52s main
main
1m 52s
fix: eliminate NET_C2/CAS2 short, DRC=0, no LVS shorts docs #7: Commit ab2d44b pushed by TechHU-GS
48s main
main
48s
feat: 12/12 power verified, DRC=0, tile integrated for submission docs #6: Commit 4e16b38 pushed by TechHU-GS
44s main
main
44s
feat: 12/12 power verified, DRC=0, tile integrated for submission gds #20: Commit 4e16b38 pushed by TechHU-GS
1m 46s main
main
1m 46s
fix: add docs workflow + update info.md for SoilZ v1 docs #5: Commit a050994 pushed by TechHU-GS
40s main
main
40s
fix: add docs workflow + update info.md for SoilZ v1 gds #19: Commit a050994 pushed by TechHU-GS
8m 53s main
main
8m 53s
chore: exclude internal docs from git tracking gds #18: Commit d0972a0 pushed by TechHU-GS
1m 40s main
main
1m 40s
fix: LEF VGND pin USE POWER → GROUND gds #17: Commit 8505194 pushed by TechHU-GS
1m 51s main
main
1m 51s
fix: add ua[2]-ua[7] TM1 pads for 53/53 pin check gds #16: Commit 1042377 pushed by TechHU-GS
2m 5s main
main
2m 5s
fix: CI precheck — rm layer51, add prBoundary + pin stubs + power str… gds #15: Commit 3f95315 pushed by TechHU-GS
1m 56s main
main
1m 56s
ci: update submission GDS with full routing + power + ua pins gds #14: Commit fe0fb94 pushed by TechHU-GS
2m 24s main
main
2m 24s
ci: update GDS — DRC 327→161, M1.b 213→57, LVS 246/0/0 gds #13: Commit 26e5b14 pushed by TechHU-GS
2m 26s main
main
2m 26s
ci: update GDS — LVS 246/257, 0 merges, DRC 112 gds #12: Commit 728cd3b pushed by TechHU-GS
1m 53s main
main
1m 53s
ci: update GDS for precheck — LVS 246/257, 0 merges, 0 WB gds #11: Commit ab8ea16 pushed by TechHU-GS
8m 39s main
main
8m 39s
fix: widen gate contact M1 pad to prevent M1.b violation gds #10: Commit aab502a pushed by TechHU-GS
2m 4s main
main
2m 4s