Skip to content
View SZ330's full-sized avatar

Highlights

  • Pro

Block or report SZ330

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. aadithyamanoj/Mini_Dice aadithyamanoj/Mini_Dice Public

    SystemVerilog 5 1

  2. ARM-Based-5-Stage-Pipeline-CPU ARM-Based-5-Stage-Pipeline-CPU Public

    5 stage pipeline CPU with ARM instruction set

    SystemVerilog

  3. Register-File-Layout Register-File-Layout Public

    16x13 register file layout with decoder, DFF, and muxes

  4. EE344-Stock-Market-Predictor EE344-Stock-Market-Predictor Public

    Jupyter Notebook

  5. Snakes-and-Apples Snakes-and-Apples Public

    SystemVerilog