Skip to content
View KietLe11's full-sized avatar
đź’­
COOKING
đź’­
COOKING
19 followers · 32 following

Achievements

Achievement: Pull Sharkx3Achievement: YOLOAchievement: Pair ExtraordinaireAchievement: Quickdraw

Achievements

Achievement: Pull Sharkx3Achievement: YOLOAchievement: Pair ExtraordinaireAchievement: Quickdraw

Highlights

  • Pro

Block or report KietLe11

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. QREM-CORE/keccak-fips202-sv QREM-CORE/keccak-fips202-sv Public

    A FIPS 202 compliant SystemVerilog implementation of the Keccak permutation (SHA-3/SHAKE). Features a high-frequency multi-cycle architecture, runtime-configurable modes (SHA3-256/512, SHAKE128/256…

    SystemVerilog 1

  2. IEEEYorkU/ascon-sp800-232-sv IEEEYorkU/ascon-sp800-232-sv Public

    SystemVerilog hardware accelerator for the Ascon cryptographic suite, as specified in NIST SP 800-232. Optimized for Lightweight Cryptography (LWC), this implementation targets the 320-bit permutat…

    SystemVerilog 6

  3. QREM-CORE/hash-sampler-unit QREM-CORE/hash-sampler-unit Public

    A unified hardware accelerator for QREM ML-KEM hashing and sampling, tightly coupling Keccak cores with polynomial samplers to minimize memory overhead and latency.

    SystemVerilog

  4. quardinlyttle/RV32I-Hazard-Optimized-Core quardinlyttle/RV32I-Hazard-Optimized-Core Public

    Optimized RV32I processor with a 5-stage bypassed pipeline, hardware hazard mitigation, and same-cycle register file forwarding.

    Makefile 1