Skip to content
View JonKuqi's full-sized avatar

Highlights

  • Pro

Block or report JonKuqi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Predicting_Heart_Disease_Neural_Networks Predicting_Heart_Disease_Neural_Networks Public

    The projects includes cleaning dataset, feature engineering, feature selection and prediction of Heart Decease using self-written (no libraries) Neural Networks and Logistic Regression. Provides de…

    Jupyter Notebook

  2. Data_Analysis_YouNiverse Data_Analysis_YouNiverse Public

    Forked from epfl-ada/ada-2025-project-in5ight

    Data analysis and data science project exploring large-scale YouTube metadata from the YouNiverse dataset. The work includes data preprocessing, exploratory analysis, and visualization. Insights ar…

    Jupyter Notebook

  3. Recommender_System_with_Collaborative_Filtering_Gr16 Recommender_System_with_Collaborative_Filtering_Gr16 Public

    Using Machine Learning Principles such as Cosine Similarity and Pearson Correlation, we build a Recommender System that factors item-based and user-based respectively .

    Python 1 3

  4. Human_Resource_Management_System_Back Human_Resource_Management_System_Back Public

    Java 3 2

  5. Tech_Shop_Website_FullStack Tech_Shop_Website_FullStack Public

    Functional Online Tech Shop website Front End and Back End, allowing users to create account, view products through advanced search and filters, add products to their personalized cart, leave a rev…

    PHP 2 5

  6. 16bit-CPU 16bit-CPU Public

    Fully functional 16-bit CPU in verilog that supports elementary operations.

    Verilog