Skip to content

Actions: JBFSF/jfriday-tt

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
54 workflow runs
54 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
change docs source to not have memh docs #18: Commit 225bab7 pushed by JBFSF
41s main
main
41s
change docs source to not have memh test #18: Commit 225bab7 pushed by JBFSF
32s main
main
32s
change docs source to not have memh gds #18: Commit 225bab7 pushed by JBFSF
6m 35s main
main
6m 35s
change docs source to see srqt.v gds #17: Commit 39c4c2e pushed by JBFSF
40s main
main
40s
change docs source to see srqt.v docs #17: Commit 39c4c2e pushed by JBFSF
30s main
main
30s
change docs source to see srqt.v test #17: Commit 39c4c2e pushed by JBFSF
30s main
main
30s
changed make file sources test #16: Commit f880414 pushed by JBFSF
24s main
main
24s
changed make file sources docs #16: Commit f880414 pushed by JBFSF
30s main
main
30s
changed make file sources gds #16: Commit f880414 pushed by JBFSF
32s main
main
32s
convert sqrt off mem docs #15: Commit a817150 pushed by JBFSF
26s main
main
26s
convert sqrt off mem test #15: Commit a817150 pushed by JBFSF
24s main
main
24s
convert sqrt off mem gds #15: Commit a817150 pushed by JBFSF
38s main
main
38s
refixed testing gds #14: Commit 500edaa pushed by JBFSF
5m 1s main
main
5m 1s
refixed testing test #14: Commit 500edaa pushed by JBFSF
24s main
main
24s
refixed testing docs #14: Commit 500edaa pushed by JBFSF
46s main
main
46s
Add project.v to PROJECT_SOURCES in Makefile docs #13: Commit 7ddc50d pushed by JBFSF
46s main
main
46s
Add project.v to PROJECT_SOURCES in Makefile test #13: Commit 7ddc50d pushed by JBFSF
25s main
main
25s
Add project.v to PROJECT_SOURCES in Makefile gds #13: Commit 7ddc50d pushed by JBFSF
7m 51s main
main
7m 51s
Fix Verilog sources in Makefile test #12: Commit f0e04eb pushed by JBFSF
30s main
main
30s
Fix Verilog sources in Makefile gds #12: Commit f0e04eb pushed by JBFSF
3m 47s main
main
3m 47s
Fix Verilog sources in Makefile docs #12: Commit f0e04eb pushed by JBFSF
48s main
main
48s
Update source files and modify output mappings gds #11: Commit f7f11cf pushed by JBFSF
6m 29s main
main
6m 29s
Update source files and modify output mappings docs #11: Commit f7f11cf pushed by JBFSF
54s main
main
54s
Update source files and modify output mappings test #11: Commit f7f11cf pushed by JBFSF
23s main
main
23s
Delete test/tb.sv docs #10: Commit 9250cb4 pushed by JBFSF
22s main
main
22s