Skip to content
View BerkmKuzu1's full-sized avatar
18 followers · 23 following

Achievements

Achievement: StarstruckAchievement: Pull Sharkx2Achievement: YOLO

Achievements

Achievement: StarstruckAchievement: Pull Sharkx2Achievement: YOLO

Highlights

  • Pro

Organizations

@BLogic-Microelectronic

Block or report BerkmKuzu1

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
BerkmKuzu1/README.md

Berk Muammer Kuzu

Digital Design Engineer in Ankara,Türkiye

BLogic MCU — AI-Accelerated RISC-V Microcontroller

An open-source RISC-V MCU with a custom TinyConv AI accelerator for keyword spotting. Built around the CV32E40P (RV32IMC) core with AXI4 connectivity, FPGA validation and a SKY130 ASIC implementation.

Developed with BLogic Mikroelektronik · OSTİM Technical University for TEKNOFEST 2026.

System Architecture SKY130 ASIC Layout
BLogic MCU system architecture: RISC-V core, AI accelerator, AXI4 interconnect, memories, peripherals and JTAG debug BLogic MCU SKY130 ASIC GDSII layout with SRAM macros and routed logic

Explore the project →

GitHub contributions

Donut charts of my GitHub contributions: the total since 2025 split by year, and each year split by type

Pinned Loading

  1. BLogic-Microelectronic/BLogic-MCU BLogic-Microelectronic/BLogic-MCU Public

    BLogic MCU - RISC-V (CV32E40P, RV32IMC) microcontroller SoC with a custom AXI4 interconnect and a TinyConv keyword-spotting AI accelerator (21× vs software). sky130 GDSII signed off at 27 MHz, runs…

    SystemVerilog 20 3

  2. BLogic-CORE BLogic-CORE Public

    BLogic Microelectronic - CPU Design

    3

  3. Serdes-Practice Serdes-Practice Public

    Learn SerDes on an FPGA: narrated VHDL labs for the ALINX AX7101 (Artix-7). OSERDESE2/ISERDESE2, IDELAY eye scan, bitslip, PRBS, CDC FIFO, GTP/IBERT.

    VHDL 17 3

  4. 8bitcounter-asic 8bitcounter-asic Public

    VHDL 8-bit synchronous counter on SKY130: verified core RTL-to-GDS flow and an educational I/O pad-ring experiment.

    Verilog 3

  5. UART-SPI-I2C-Practice UART-SPI-I2C-Practice Public

    Learn UART, SPI and I2C in VHDL, one lab at a time: narrated, self-checking labs that run in Questa. 16x oversampling and baud drift, SPI modes and a serial-flash model, I2C addresses, ACK, repeate…

    VHDL 5 1

  6. 2024-ANADOLOGIC-FIRST-INTERNSHIP-ACCEPTANCE-TASK 2024-ANADOLOGIC-FIRST-INTERNSHIP-ACCEPTANCE-TASK Public

    AnadoLogic 2024 staj kabul görevi: UART üzerinden 16-bit toplama/çıkarma yapan VHDL modülü

    VHDL