Skip to content

L2 memory RW problem #444

@prateeksikka-lab

Description

@prateeksikka-lab

HI,

I am trying to bring up the platform on my side. I was able to compile a simple c test.

HOwveer, when I run, I see a core exception. My guess is that L2 memory is not able to be written by debugger.
As you can see from the message below:

[JTAG] 130601ns - R/W test of L2 failed: 0880006f != abbaabba

Any clues what may be wrong?

Thanks
Prateek

[JTAG] 33301ns - Bypass Test Passed

[JTAG] 43701ns - Tap ID: 50001db3

[JTAG] 43701ns - Tap ID Test PASSED

[TIF ] 50301ns - Init

[TB ] 50301ns - Enabling clock out via jtag

[TB ] 50301ns - jtag_conf_reg set to xxx

[TB ] 50301ns - Releasing hard reset

[CORE_TRACER 992] Output filename is: trace_core_000003e0.log

[TB ] 51901ns - Init PULP TAP

[PULP] 66001ns - WRITE32 burst @1a000000 for 4 bytes.

[TB ] 66001ns - Write32 PULP TAP

[JTAG] 130601ns - R/W test of L2 failed: 0880006f != abbaabba

[TB ] 176301ns - Halting the Core

[TB ] 235101ns - Writing the boot address into dpc

[TB ] 279201ns - Loading L2 via JTAG

[JTAG] 279201ns - Loading L2 with pulp tap jtag interface

[PULP] 362101ns - WRITE32 burst @1a000000 for 88 bytes.

[TB ] 363701ns - Resuming the CORE

391479ns: Illegal instruction (core 0) at PC 0x00000000:

391990ns: Illegal instruction (core 0) at PC 0x00000000:

392502ns: Illegal instruction (core 0) at PC 0x00000000:

393013ns: Illegal instruction (core 0) at PC 0x00000000:

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions