Skip to content

Latest commit

 

History

History
13 lines (8 loc) · 318 Bytes

File metadata and controls

13 lines (8 loc) · 318 Bytes

Icon

GHDL Extension

Use in Testbench

  1. Install Extension
  2. Select GHDL in your Testbench
  3. Press Run

Use as Precompile Step to convert VHDL to Verilog

Open Project Settings and activate the VHDL to Verilog Precompile Step.