Skip to content

Check that voltage drops enough after executing pulse #434

Description

@okahilak

May need to implement #433 first; the expected absolute voltage drop depends on the initial voltage and pulse waveform in a non-trivial manner, so most likely this check needs to reside outside the FPGA.

Activity

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Metadata

Metadata

Assignees

No one assigned

    Labels

    FPGAFPGA-related taskRobustificationIncrease error tolerance and support for different systems and configurations

    Type

    No type

    Projects

    No projects

      Milestone

      No milestone

      Relationships

      None yet

      Development

      No branches or pull requests

      Issue actions