shared-mem-fifo/memory_tb.cpp at main · TheIcyColdPenguin/shared-mem-fifo · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
#include <systemc.h>
#include "memory.cpp"

SC_MODULE(Memory_tb)
{
    sc_signal<bool> read_clock;
    sc_signal<bool> write_clock;
    sc_signal<bool> reset;
    sc_signal<bool> write_enable;
    sc_signal<sc_uint<ADDR_WIDTH>> address_read;
    sc_signal<sc_uint<ADDR_WIDTH>> address_write;
    sc_signal<sc_uint<WORD_WIDTH>> data_in;
    sc_signal<sc_uint<WORD_WIDTH>> data_out;

    Memory ram;

    void clock_gen()
    {
        while (true)
        {
            read_clock.write(0);
            write_clock.write(0);
            wait(5, SC_NS);
            read_clock.write(1);
            write_clock.write(1);
            wait(5, SC_NS);
        }
    }

    void data_gen()
    {
        wait(3, SC_NS);

        // reset
        reset.write(1);
        cout << sc_time_stamp() << " | set reset = 1" << endl;
        wait(10, SC_NS);
        reset.write(0);
        cout << sc_time_stamp() << " | set reset = 0" << endl;
        wait(10, SC_NS);

        // write 0x14 to 0x12
        write_enable.write(1);
        data_in.write(0x14);
        address_write.write(0x12);
        cout << sc_time_stamp() << " | set write_enable = 1" << endl;
        cout << sc_time_stamp() << " | set data_in = 0x14" << hex << endl;
        cout << sc_time_stamp() << " | set address = 0x12" << endl;
        wait(10, SC_NS);

        // read from 0x10
        write_enable.write(0);
        address_read.write(0x10);
        cout << sc_time_stamp() << " | set write_enable = 0" << endl;
        cout << sc_time_stamp() << " | set address = 0x10" << endl;
        wait(10, SC_NS);

        // read from 0x12
        write_enable.write(0);
        address_read.write(0x12);
        cout << sc_time_stamp() << " | set write_enable = 0" << endl;
        cout << sc_time_stamp() << " | set address = 0x12" << endl;
        wait(10, SC_NS);

        sc_stop();
    }

    void monitor()
    {
        cout << sc_time_stamp() << " | data_out = " << data_out.read() << endl;
    }

    SC_CTOR(Memory_tb) : ram("RAM")
    {

        ram.read_clock(read_clock);
        ram.write_clock(write_clock);
        ram.reset(reset);
        ram.write_enable(write_enable);
        ram.address_read(address_read);
        ram.address_write(address_write);
        ram.data_in(data_in);
        ram.data_out(data_out);

        SC_THREAD(clock_gen);
        SC_THREAD(data_gen);

        SC_METHOD(monitor);
        dont_initialize();
        sensitive << data_out;
    }
};

// int sc_main(int argc, char *argv[])
// {
//     Memory_tb tb("MemoryTB");

//     sc_trace_file *tf = sc_create_vcd_trace_file("waveform");

//     sc_trace(tf, tb.read_clock, "read_clock");
//     sc_trace(tf, tb.write_clock, "write_clock");
//     sc_trace(tf, tb.reset, "reset");
//     sc_trace(tf, tb.write_enable, "write_enable");
//     sc_trace(tf, tb.address_read, "address_read");
//     sc_trace(tf, tb.address_write, "address_write");
//     sc_trace(tf, tb.data_in, "data_in");
//     sc_trace(tf, tb.data_out, "data_out");

//     sc_start();

//     sc_close_vcd_trace_file(tf);

//     return 0;
// }